For high power high step-down dc-dc conversion applications, conventional three-level dc-dc converters are subject to extreme duty cycles or increased volume and cost due to the use of transformers. In this paper, a transformerless three-level dc-dc buck converter with a high step-down conversion ratio is proposed. The converter comprises two asymmetrical half bridges, which are of the neutral point clamped structures. Therefore, the output pulse voltage of the converter can be obtained in terms of the voltage difference between the two half bridges. In order to realize harmonious switching of the converter, a modulation strategy with capacitor voltages self balance is presented. According to the deduced output dc voltage function, transformerless operation without extreme duty cycles can be implemented. Experimental results from a 1kW prototype verify the validity of the proposed converter. It is suitable for ship electric power distribution systems.
I. INTRODUCTION
With the development of power electronics techniques, there has been a growing interest in multilevel converters for high power and high voltage applications [1] - [6] . Basically, there are three types of multilevel inverters for dc-ac applications: diode-clamped inverters, flying-capacitor inverters, and cascaded H-bridge inverters [7] - [9] . In 1981, the neutral point clamped (NPC) three-level inverter was proposed by A. Nabae [10] . During the following years, this concept for a multilevel conversion technique has been applied to dc-dc applications. J. R. Pinheiro proposed a three-level ZVS (zero-voltage switching) PWM converter with the NPC structure in 1992 [11] . Then a new concept in high voltage dc-dc conversion was established.
Later, the basic family of three-level dc-dc converters was discussed in [12] . From the conventional half bridge converter, the half bridge three-level converter was derived with the so-called three-level switch cells. Then, six nonisolated three-level converters based on the buck, boost, buck-boost, Cuk, SEPIC, and Zeta topologies were obtained, as well as five isolated three-level converters based on the forward, flyback, push-pull, half bridge, and full bridge topologies.
As for three-level step-down converters, the non-isolated three-level dc-dc buck converter is the basic topology to implement the conversion from a high voltage input to a low voltage output. Unfortunately, this basic topology may also be subject to extreme duty cycles when a high step-down conversion is required [13] . Therefore, the output rectifier diode in the basic three-level buck converter must sustain a short pulse width current with a high amplitude, which leads to severe reverse recovery and high electromagnetic interference (EMI) problems [14] , [15] . Moreover, extreme duty cycles are not desirable, because no space is left for the controller to compensate changes in load or line.
Another solution to achieve a high step-down voltage gain is to increase the turns ratio of the transformer. Such an isolated three-level dc-dc converter can deal with the input high voltage and avoid the extreme duty cycles due to the presence of a transformer. Although the circulating current can be minimized effectively, the transformer design is critical to the success of the converter performance [16] . However, several applications require high step-down non-isolated dc-dc converters, for example, the buck type PFC (power factor correction) [17] , the buck converter used in ship electric power distribution systems [16] , and so on. A transformerless dc-dc converter without extreme duty cycles is necessary to decrease the volume and to increase efficiency.
In this paper, a transformerless three-level dc-dc buck converter with a high step-down conversion ratio is proposed for ship electric power distribution systems. This converter can convert a high DC bus voltage to a low DC voltage for important DC loads of high power. In Section II, the circuit of the converter is presented and the operation principles are described in detail. Then a modulation strategy which can satisfy the operation of the converter is proposed with the capacitor voltages self balance, and the function of the output dc voltage V o is deduced. Moreover, the principle of transformerless operation without extreme duty cycles is also clarified when the step-down conversion ratio is rather high. In Section III, a 1 kW hardware prototype for the resistive load has been designed and tested to verify the validity of the converter operation and performance.
II. OPERATIONAL PRINCIPLES OF THE PROPOSED CONVERTER
A. Topology and Operation of the Converter Fig. 1 shows the proposed transformerless three-level dc-dc buck converter with a high step-down conversion ratio. V in is the input dc voltage. The input filtering capacitors C 1 and C 2 are series connected and serve as a capacitive voltage divider to split the input dc voltage V in into two equal voltages V C1 and V C2 . Then there are three voltage levels: zero, V in /2 and V in . The converter comprises the left half bridge (LHB) "a" and the right half bridge (RHB) "b". The LHB "a" consists of the power switches Q 1 and Q 2 , and the diodes D 1 and D 2 , whose blocking voltages are all clamped at V in /2 via the clamped diodes D c1 and D c2 . The RHB "b" consists of the power switches Q 3 and Q 4 , and the diodes D 3 and D 4 , whose blocking voltages are also clamped at V in /2 via the clamped diodes D c3 and D c4 . Finally, the output dc voltage V o is obtained by the filters (L f and C f ) between the output ports "a" and "b" of the converter for supplying power to the load R, as shown in Fig. 1 .
Both the LHB and the RHB can operate, and the switching state concept is introduced in this paper, namely S x ="0" or "1" denotes that Q x is off or on (x=1~4). As for the LHB, the three-level output voltage V ag is V in when the switching state is S 1 S 2 =11. If the switching state is S 1 S 2 =01, V ag is V in /2, which is the voltage across C 2 , and the voltage stress of Q 1 is V in /2 (the voltage across C 1 ). V ag becomes zero when the switching state is S 1 S 2 =00. Meanwhile, D 1 and D 2 are freewheeling, and Q 1 and Q 2 are both clamped by the voltages (V in /2) across C 1 and C 2 , respectively.
As for the RHB, the three-level output voltage V bg is zero when the switching state is S 3 S 4 =11. When the switching state is S 3 S 4 =10, V bg is V in /2 (the voltage across C 2 ), and the blocking voltage of Q 4 is the voltage across C 2 . V bg is V in when the switching state is S 3 S 4 =00, and D 3 and D 4 are freewheeling. At the same time, the blocking voltages of Q 3 and Q 4 are across C 1 and C 2 , respectively. As a result, the output pulse voltage (V ab ) between the output ports "a" and "b" of the proposed converter can be obtained as follows:
According to (1) , the available pulse voltage V ab can be generated in the case of harmonious switching of the four power switches Q 1~Q4 , namely the switching state "S 1 S 2 S 3 S 4 ." Assuming that the inductor current i L is continuous, there are six operation modes of the proposed converter, as shown in Fig. 2 . When the switching state is When the switching state is S 1 S 2 S 3 S 4 =0111, as shown in Fig. 2(d) , the inductor current i L flows through the filter and the load, the power switches Q 3 and Q 4 , the filtering bottom capacitor C 2 , the clamped diode D c1 and the power switch Q 2 . Then V ab =V in /2 can be obtained due to the voltage across the bottom divided capacitor C 2 . As a result, C 2 is discharged to supply the energy for the load R.
In addition, V ab =V in /2 can be generated when the switching state is S 1 S 2 S 3 S 4 =1110, as shown in Fig. 2(e) . Then, the inductor current i L flows through the filter and the load, the power switch Q 3 , the clamped diode D c1 , the filtering upper capacitor C 1 , and the power switches Q 1 and Q 2 . Therefore, the upper divided capacitor C 1 is also discharged, taking the power supply for the load R. Namely, there is the another redundant switching state for V ab =V in /2.
The last operation mode, as shown in Fig. 2 (f), can be realized when the switching state is S 1 S 2 S 3 S 4 =1111. Then, the inductor current i L flows through the filter and the load, the RHB power switches Q 3 and Q 4 , the input dc power supply V in , and the LHB power switches Q 1 and Q 2 . Hence the pulse voltage V ab becomes V in .
B. Modulation Strategy with Capacitor Voltages Self Balance
In order to carry out harmonious switching of the converter's power switches and to achieve a high voltage gain, the key modulation strategy is proposed in Fig. 3 , based on the principle of the proposed converter. The modulation indices of the left and right half bridges are m a and m b , respectively, as shown in Fig. 3(a) . Both carrier waves (carrier1 and carrier2) are π phase-shifted. In every carrier period (T), the modulation law is designed as follows:
where V carrier1 and V carrier2 are the instantaneous values of carrier1 and carrier2, respectively.
By virtue of (2), the gate signals of the four power switches S 1~S4 (as well as the switching states) are shown in Figs. 3(b)~(e) and (h). Then, the output three-level voltages are generated by each half bridge, as shown in Figs. 3(f) and (g). Taking advantage of (1), the pulse voltage V ab can be shown in Fig. 3(h) . There are five switching states (S 1 S 2 S 3 S 4 ) in the first half period (0~T/2) due to redundant switching states. In order these switching states are: 0110-1110-1100-1110-0110 (as shown in Fig. 3(h) ). Then, the two voltage pulses of V ab (V in /2) can be obtained between the output ports "a" and "b" just when the switching state is "1110," as shown in Fig. 3(h) . This results in the discharging of the upper divided capacitor C 1 for the load, as shown in Fig. 3(j) . Similarly, in the second half period (T/2~T), the corresponding five switching states are in order: 0110-0111-0011-0111-0110. Then, the other two voltage pulses of V ab (V in /2) are obtained due to the switching state "0111," as shown in Fig. 3(h) . As a result, the load is supplied by the bottom divided capacitor C 2 , and C 2 is discharged, as shown in Fig. 3(k) .
It is worth noting that there is only one switching change between the adjacent switching states, as depicted in Fig. 3(h) . Consequently, the requirement of minimal switching losses can be met freely. According to the analysis of the topological operation modes, when V ab =V in /2, both C 1 and C 2 are charged and discharged in turn in every carrier period, as shown in Figs. 3(j) and (k). The modulation waves m a and m b and the average inductor current I L can all be considered constant in every carrier period. In addition, the carriers are symmetrical, so the discharging/charging time of C 1 and C 2 can be equal, namely t 1_3 =t 2_4 , as shown in Figs. 3(c) and (d) . Therefore, the voltages (V C1 and V C2 ) across C 1 and C 2 can be self balanced in each carrier period. Furthermore, the equivalent frequency of V ab is double the switching frequency, as shown in Figs. 3(a) and (h) .
Assuming that the inductor current i L is continuous, the energy W st is stored by L f when V ab is V in /2. This leads to i L increasing linearly, as shown in Fig. 3(i) . The energy W tr is transferred when V ab is 0, and it results in i L decreasing linearly, as shown in Fig. 3(i) . In every carrier period, W st and W tr can be described as follows: where V o is the output dc voltage after the L f C f filter, t on1 is the gate-on time of the power switch Q 1 , and t off3 is the gate-off time of the power switch Q 3 , as shown in Fig. 3 . From Figs. 3(a) ~(e), the corresponding duty cycles d 1~d4 of the four power switches Q 1~Q4 are described as: 
C. Transformerless Operation without Extreme Duty Cycles
For conventional three-level dc-dc buck converters without transformers, a high step-down conversion may always be achieved by means of extreme duty cycles. For example, when the voltage gain is higher, 10 (V in /V o ), the conventional duty cycle may be 0.1, which is far from 0.5. Fortunately, the duty cycles of the proposed transformerless scheme may be 0.6 and 0.5 by setting m a =0.6 and m b =0.5, by virtue of (4) and (5).
In fact, the essence of transformerless operation without extreme duty cycles is that the output pulse voltage V ab is obtained from the three-level voltage difference between V ag and V bg , by means of Figs. 3(f)~(h). The short pulse width is up to the switching time intervals t 1_3 and t 2_4 , as shown in Figs. 3(d) and (e), which can be described as:
and t 1_3 =t 2_4 can be confirmed due to the symmetrical geometry relationships in Fig. 3 . According to (4) 
D. Filter Design of the Converter
The filter of the proposed converter is important in terms of its operation performance, and it includes the filtering inductor L f , and the filtering capacitor C f . Therefore, the minimum values of L f and C f can be obtained according to the required maximum inductor current ripple ΔI L_max and the output voltage ripple ΔV o_max , respectively. According to (3) and Fig.   3 , when V ab is zero the energy stored in L f is transferred, which leads to the filtering inductor current falling. As a result, the longer the falling time, the larger the inductor current ripple becomes.
In this paper, the longer falling time t f is t off2 or t off3 , as shown in Figs.3 (c) and (d) . Then t f can be obtained as:
where T is the carrier period. During t f , the voltage of L f is written as:
In addition, the inductor current ripple ΔI L can be described as:
By substituting (7) and (8) into (9), the inductor current ripple ΔI L can be written as:
When d 1 is set as 0.5, d 2 is calculated as 0.75, and ΔI L_max can be obtained as:
Therefore, the minimum value of L f is limited by means of the required maximum inductor current ripple ΔI L_max :
In addition, the output voltage ripple ΔV o can be described as:
Hence the minimum value of C f is described according to the inductor current ripple ΔI L and the required output voltage ripple ΔV o_max :
As a result, the filter design of the converter can be completed theoretically by means of (12) and (14).
III. EXPERIMENTAL RESULTS
The proposed converter with the voltage and current double-loop control scheme, in which PI controllers are adopted has been experimentally verified. The 1kW hardware prototype has been set up in the lab, as shown in Fig. 4 . The experimental parameters and components are listed in Tab. 1. Fig. 5 shows the pulse voltage V ab (the amplitude of the pulse voltage is half the input dc voltage), the inductor current i L , and the output dc voltage V o , which is a constant 68V output, and a small ripple is achieved within ±2%. Fig. 6 shows the waveforms of voltages across the power switches Q 1 and Q 2 , in which the blocking voltages are also the ones across the divided capacitors C 1 and C 2 . Therefore, the voltages of C 1 and C 2 are self balanced, and both of the duty cycles are around 0.45 and 0.686, instead of 0.136 (68/500). Both of these values are closer to 0.5. Such non-extreme duty cycles are necessary for the converter when the switching frequency is increased to minimize the filter. The output three-level voltages of the half bridges V ag , and V bg are shown in The output voltages and current under step load changes are shown in Fig. 9 . When the load resistor is 4.6 W , the output dc voltage V o is around 68V, and the inductor current i L fluctuates from 11A to 19A. At the moment of the step load change (from 4.6 W to 7 W ), V o goes through the transient response, and it is still controlled at around 68V after about 1ms, due to the voltage controller. At the same time, the inductor current i L goes down accordingly, and then it fluctuates from 6A to 14A in the steady state of the conversion system. The transient response time can be reduced further by the improved controller, if the overshoot of the output dc voltage V o and the input capacitor voltages transient balance can be considered as well.
In order to verify the usability of the proposed converter for a light load, the discontinuous conduction mode (DCM) experimental waveforms with another increased switching frequency f c =11.36kHz are shown in Fig. 10 . The light load resistor is 45 W . Then the energy stored in the inductor is not enough to supply the load. At this point i L becomes zero, namely it is in DCM. During DCM, the load is supplied by C f merely, and V ab is the voltage V o across C f , as shown in Fig. 10 . However, it is shown that V o can still be controlled at around the reference voltage 68V.
When the high input dc voltage V in is 500V, and the low output dc voltage V o is controlled at 68V, the efficiency of the experimental prototype is measured with the output power as illustrated in Fig. 11 . The maximum efficiency is approximately 91.4% under a full load. Although a lower blocking voltages across the power switches and diodes can reduce the switching losses, the soft-switching mode will improve the efficiency of the proposed converter more than the present hard-switching mode.
IV. CONCLUSIONS
A transformerless three-level dc-dc buck converter with a high step-down conversion ratio is proposed. Such a converter can operate over a wide input voltage range for high voltage applications with fewer low-voltage-rated power components. It can also avoid extreme duty cycles without a transformer. The voltages across the two series capacitors are self balanced with the proposed modulation strategy, the blocking voltages of the IGBTs are half the input dc voltage, and the equivalent frequency of the output pulse voltage is double the switching frequency. From the experimental results, it can be seen that such a dc-dc converter displays good performance and hence is suitable for high power converters operating from a high-input dc voltage to a low-output dc voltage. It would be especially useful for ship electric power distribution systems.
